A Survey on Parallel Logic Simulation 

Simulation of logic designs is a very important part of the VLSI-design 
process. The increasing size of the designs requires more efficient simulation 
strategies to accelerate the simulation process. Parallel logic simulation 
seems to be a promising approach in this direction. This paper describes the 
basic principles of parallel logic simulation, discusses different approaches, 
and surveys the research done in this field.